 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CYV15G0101EQ Multi Rate Video Cable Equalizer Features Pb-free and RoHS compliant Uses Cypress CLEANLinkTM technology Pin compatible to existing equalizer devices Multi rate adaptive equalization Operates from 143 to 1485 Mbps serial data rate SMPTE 292M, SMPTE 344M, and SMPTE 259M compliant Supports DVB-ASI at 270 Mbps Cable length indicator for HD-SDI and SD-SDI data rates Maximum cable length adjustment for HD-SDI and SD-SDI data rates Carrier detect and mute functionality for HD-SDI and SD-SDI data rates Equalizer bypass mode Seamless connection with HOTLink IITM family Equalizes up to 350m of Canare L-5CFB and Belden 1694A coaxial cable at 270 Mbps Typically equalizes up to 200m of Canare L-5CFB and Belden 1694A coaxial cable at 1.485 Gbps Low power: 160 mW at 3.3V Single 3.3V supply 16-pin SOIC 0.18 m CMOS technology Functional Description The CYV15G0101EQ is a multi rate adaptive equalizer designed to equalize and restore signals received over 75 coaxial cable. The equalizer meets SMPTE 292M, SMPTE 344M, and SMPTE 259M data rates. The CYV15G0101EQ is optimized to equalize up to 350m of Belden 1694A coaxial cable at 270 Mbps and typically up to 200m of Belden 1694A coaxial cable at 1.485 Gbps. The CYV15G0101EQ connects seamlessly to the HOTLink II family of transceivers. The CYV15G0101EQ has DC restoration to compensate for the DC content of the SMPTE pathological patterns. A cable length indicator (CLI) provides an indication of the cable length being equalized at HD-SDI and SD-SDI data rates. The maximum cable length adjust (MCLADJ) sets the approximate maximum cable length to equalize at SD and HD data rates. The CYV15G0101EQ's differential serial outputs (SDO, SDO) mute when the approximate cable length set by MCLADJ is reached. CD/MUTE is a bidirectional pin that provides an indication of the signal present at the equalizer inputs. It also controls muting the outputs of the equalizer at HD and SD data rates. Power consumption is typically 160 mW at 3.3V. Equalizer System Connection Diagram HOTLink II Serializer Cable Driver Serial Links Copper Cable Connections CYV15G0101EQ Multi Rate Cable Equalizer HOTLink II Deserializer Cypress Semiconductor Corporation Document Number: 001-04184 Rev. *E * 198 Champion Court * San Jose, CA 95134-1709 * 408-943-2600 Revised October 25, 2007 [+] Feedback CYV15G0101EQ Equalizer Block Diagram CYV15G0101EQ Multi-Rate Video Cable Equalizer Block Diagram CYV15G0101EQ Multi-Rate Video Cable Equalizer Block Diagram Cable Length Analog Adjustor and Mute Threshold Block Carrier Detect and Mute Control Block MUTE CD MCLADJ DC Restore BYPASS SDI, SDI Equalizer Differential Output SDO, SDO Pinouts Figure 1. Pin Diagram - 16 Pin SOIC (Top View) CLI VCC GND SDI SDI GND AGC+ AGC2 3 4 CYV15G0101EQ 5 6 7 8 12 11 10 9 SDO GND MCLADJ BYPASS 16 15 14 13 CD/MUTE VCC GND SDO Document Number: 001-04184 Rev. *E Page 2 of 10 [+] Feedback CYV15G0101EQ Table 1. Pin Descriptions - CYV15G0101EQ Single Channel Cable Equalizer Name Control Signals CLI CD/MUTE Analog Output LVTTL IO Cable Length Indicator. CLI provides an analog voltage proportional to the equalized cable length. CLI works at both SD-SDI and HD-SDI data rates. Carrier Detect or Mute Indicator. Output: When the incoming data stream is present and the cable length does not exceed that set by MCLADJ, the CD/MUTE outputs a voltage less than 0.8V. When the incoming data stream is not present or the cable length exceeds that set by MCLADJ, the CD/MUTE outputs a voltage greater than 2.8V. Input: When the CD/MUTE pin is set LOW, the equalizer's differential serial outputs are not muted. When the CD/MUTE pin is set HIGH, the equalizer's differential serial outputs are muted. MCLADJ Analog Input Maximum Cable Length Adjust. The maximum equalized cable length is set by the voltage applied to the MCLADJ input. When the maximum cable length set by MCLADJ is reached, CD is driven high and the differential output is muted. If MCLADJ functionality is not needed, this pin should be left floating or tied to ground to allow maximum equalized cable length. MCLADJ works at both SD and HD data rates. BYPASS LVTTL Input Equalizer Bypass. When BYPASS is set HIGH, the signal presented at the equalizer's differential serial inputs (SDI, SDI) is routed to the equalizer's differential serial outputs (SDO, SDO) without performing equalization. When BYPASS is set LOW, the incoming video data stream is equalized and presented at the equalizer`s serial differential outputs (SDO, SDO). In equalizer bypass mode, CD/MUTE is not functional. AGC SDO, SDO SDI, SDI Power VCC GND Power Gnd +3.3V Power. Connect to Ground. Analog Differential Output Differential Input Automatic Gain Control. Place a capacitor of 1 F between the AGC pins. Differential Serial Outputs. The equalized serial video data stream is presented at the SDO/SDO differential serial CML output. Differential Serial Inputs. SDI/SDI accepts either a single-ended or differential serial video data stream over 75 coaxial cable. IO Characteristics Signal Description Document Number: 001-04184 Rev. *E Page 3 of 10 [+] Feedback CYV15G0101EQ Equalizer Operation The CYV15G0101EQ is a high speed adaptive cable equalizer designed to equalize standard definition (SD) and high definition (HD) serial digital interface (SDI) video data streams. CYV15G0101EQ equalizer is optimized to equalize up to 350m of Canare L-5CFB and Belden 1694A cable at 270 Mbps and typically up to 200m of Canare L-5CFB and Belden 1694A cable at 1.485 Gbps. The CYV15G0101EQ equalizer contains one power supply and typically consumes 160 mW power at 3.3V. The multi rate equalizer meets the SMPTE 259M, SMPTE 292M, SMPTE 344M, and DVB-ASI video standards. It meets all pathological requirements for SMPTE 292M as defined by RP198, and for SMPTE 259M as defined by RP178. The CYV15G0101EQ multi rate cable equalizer is auto adaptive from 143 Mbps to 1.485 Gbps. The CYV15G0101EQ equalizer has variable gain and multiple equalization stages that reverse the effects of the cable. This equalization is achieved by separate regulation of the lower and higher frequency components in the signal to give a clean output eye diagram. The CYV15G0101EQ has DC restoration to compensate for the DC content of the SMPTE pathological patterns. MCLADJ Maximum Cable Length Adjust (MCLADJ) sets the approximate maximum amount of cable to be equalized. When the maximum cable length set by MCLADJ is reached, CD is driven high and the outputs are muted. MCLADJ works at SD and HD data rates. The graph in Figure 2 on page 7 illustrates the voltage required at MCLADJ input to equalize various Belden 1694A cable lengths for SD and HD data rates. If MCLADJ functionality is not needed, this pin should be left floating or tied to ground to allow maximum equalized cable length. CD/MUTE Carrier Detect/MUTE (CD/MUTE) is a bidirectional pin that provides an indication of the signal present at the equalizer's input, or it controls the muting of the equalizer's output. The (CD/MUTE) operates for both HD and SD data rates. If CD/MUTE is used as an output and the incoming data stream is not present or the cable length exceeds that set by MCLADJ, the voltage at the CD/MUTE output is greater than 2.8V. If CD/MUTE is used as an output, the incoming data stream is present and the cable length does not exceed that set by MCLADJ, then the voltage at the CD/MUTE output is less than 0.8V. If CD/MUTE is used as an input and is set LOW, the equalizer serial outputs are not muted. If the CD/MUTE is used as an input and is set HIGH, then the equalizer serial outputs are muted. When an invalid signal or a signal transmitted with a launch amplitude of less than 500 mV at HD data rates is received, the equalizer's serial outputs are muted. SDI, SDI The CYV15G0101EQ accepts single-ended or differential serial video data streams over 75 coaxial cable. It is recommended to AC couple the SDI and SDI inputs as they are internally biased to 1.2V. SDO, SDO The CYV15G0101EQ has differential serial output interface drivers that use current mode logic (CML) drivers to provide source matching for the transmission line. These outputs are either AC coupled or DC coupled to the HOTLink II SerDes device. BYPASS The CYV15G0101EQ has a bypass mode that allows the user to bypass the equalizer's equalization and DC restoration functions. When the bypass mode is set HIGH, the signal presented at the equalizer's differential serial inputs (SDI, SDI) is routed to the equalizer's differential serial outputs (SDO, SDO) without equalizing. When BYPASS is set LOW, the incoming video data stream is equalized and presented at the equalizer`s differential serial outputs (SDO, SDO). In equalizer bypass mode, CD/MUTE is not functional. CLI Cable Length Indicator (CLI) is an analog output that gives an output voltage proportional to the equalized cable length. CLI gives an approximation of the length of cable at the differential serial inputs (SDI, SDI). CLI works at high definition (HD) data rates and standard definition (SD) data rates. The graph in Figure 3 on page 7 illustrates the CLI output voltage at various Belden 1694A cable lengths. With an increase in cable length, CLI output voltage decreases. AGC Place a capacitor of 1 F between the AGC pins of the CYV15G0101EQ equalizer. Document Number: 001-04184 Rev. *E Page 4 of 10 [+] Feedback CYV15G0101EQ Maximum Ratings Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage Temperature .................................. -65C to +150C Ambient Temperature with Power Applied ............................................ -55C to +125C Supply Voltage to Ground Potential................-0.5V to +3.8V DC Voltage Applied to Outputs in High Z State ....................................... -0.5V to VCC + 0.5V DC Input Voltage ..................................... -0.5V to VCC+0.5V Electro Static Discharge (ESD) HBM....................... > 2000 V (JEDEC EIA/JESD-A114A) Latch Up Current .................................................... > 200 mA Power Up Requirements The CYV15G0101EQ contains one power supply. The voltage on any input or IO pin must not exceed the power pin during power up. Operating Range Range Commercial Ambient Temperature 0C to +70C VCC +3.3V 5% DC Electrical Characteristics Parameter VCC PD IS VCMOUT VCMIN Supply Power Supply Description Voltage[1] Consumption[2] Current[1] - - - Load = 50 - - - - - - Voltage[1] Carrier Not Present Carrier Present CD/MUTE Input Voltage Required to Min to Mute Force Outputs to Mute[1] CD/MUTE Input Voltage Required to Max to Activate Force Active[1] 0.4 2.8 - 2.5 - Test Conditions Min 3.135 125 38 - 1 0 2.2 1.5 2.65 1.9 1.3 0.72 - - - - 1.02 - 0.8 - 1 Typ 3.3 160 48 VCC - VSDO/2 = 2.9 Max 3.465 190 60 - 1.4 2.9 2.95 2.3 Unit V mW mA V V V V V V V V V V V Output Common Mode Voltage[1] Input Common Mode Voltage[1] (Bypass = High) Input Common Mode Voltage[1] (Bypass = Low) - - - - VCD/MUTE(OL) VCD/MUTE VCD/MUTE CLI DC Voltage (0m)[1] CLI DC Voltage (No MCLADJ Range[3] Signal)[1] Voltage[1] Floating MCLADJ DC VCD/MUTE(OH) CD/MUTE Output Notes 1. Production test. 2. Calculated results from production test. 3. Not tested. Based on characterization. Document Number: 001-04184 Rev. *E Page 5 of 10 [+] Feedback CYV15G0101EQ AC Electrical Characteristics Parameter - VSDI VSDI VSDO - Description Serial Input Data Rate Input Voltage Swing Input Voltage Swing Output Voltage Swing[1] Output Jitter for Various Cable Lengths and Data Rates [1] Test Conditions - Single-ended, at the transmitter, HD data rate Single-ended, at the transmitter, SD data rate Differentialp-p, 50 load 270 Mbps Belden 1694A: 0-350m Canare L-5CFB: 0-350m 800 mV transmit amplitude Equalizer pathological pattern 1.485 Gbps Belden 1694A: 0-140m Canare L-5CFB: 0-140m 800 mV transmit amplitude Equalizer pathological pattern 1.485 Gbps Belden 1694A: 140-200m Canare L-5CFB: 140-200m 800 mV transmit amplitude Equalizer pathological pattern Min 143 500[5] 500[6] 450 - Typ - Max 1485 1200 1200 Unit Mbps mV mV mV UI 700 0.2 [1] 950 - - 0.25[1] - UI - 0.3[7] - UI - - - - - - - - - Output Rise/Fall Time[3, 4] Output Rise/Fall Duty Cycle Time[3, 4] Mismatch in Rise/Fall Time[3, 4] Distortion[3, 4] Loss[3] Overshoot[3, 4] Input Return Input Resistance[3, 4] Input Capacitance[3, 4] Output Resistance [3, 4] 20% - 80%, HD data rate 20% - 80%, SD data rate - HD color bar pattern - - Single-ended Single-ended Single-ended 80 80 - - - -15 - - - 120 120 - 20 - - 2.5 1 50 220 350 30 - 10 - - - - ps ps ps ps % dB k pF Notes 4. Not tested. Guaranteed by design simulations. 5. Based on characterization across temperature and voltage with 140m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern. 6. Based on characterization across temperature and voltage with 350m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern. 7. Based on characterization at TA = 25C, VCC = 3.3V Document Number: 001-04184 Rev. *E Page 6 of 10 [+] Feedback CYV15G0101EQ Typical Performance Graphs (Unless otherwise stated, VCC = 3.3V, TA = 25C) Figure 2. MCLADJ Input Voltage vs. Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates 2.7 2.6 2.5 2.4 VOLTAGE (V) 2.3 2.2 2.1 2 1.9 1.8 1.7 0 50 100 150 200 250 300 350 C A B LE LE N G T H (m ) Figure 3. CLI Output Voltage vs. Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates 2 .7 2 .6 2 .5 2 .4 VOLTAGE (V) 2 .3 2 .2 2 .1 2 1 .9 1 .8 1 .7 0 50 1 00 15 0 2 00 25 0 300 3 50 C A B L E L E N G T H (m ) Document Number: 001-04184 Rev. *E Page 7 of 10 [+] Feedback CYV15G0101EQ Typical Application Circuit Figure 4. Interfacing CYV15G0101EQ to the HOTLink II SerDes C D / MU T E CL I +3.3V LFI RXD7 RXD6 RXD5 RXD4 RXD3 RXD2 RXD1 RXD0 RXOP RXST2 RXST1 RXST0 RXCLK+ RXCLK- RXCLKC+ RXLE SDASEL LPEN INSEL IN1+ +3.3V C12 0.01 F Z0 2 Z0 C10 0. 01 F 16 15 14 13 12 11 10 9 IN1- FRAMCHAR RFEN RFMODE DECMODE RXCKSEL RXMODE RXRATE R18 Z0 CD/MUTE CLI VCC VCC VEE VEE SDO SDI SDO SDI VEE VEE MCLADJ AGC+ BYPASS AGC- 1 2 3 4 5 6 7 8 C15 1 F 1 F R16 BNC JACK 75 C16 L2 75 6.4 n H + 1 F 37.4 R15 75 R14 CYV15G0101EQ MC L A D J C11 CYV15G0101DXB Document Number: 001-04184 Rev. *E Page 8 of 10 [+] Feedback CYV15G0101EQ Ordering Information Ordering Code CYV15G0101EQ-SXC Package Name SZ16.15 Package Type Pb-free 16-Pin 150 Mil SOIC Operating Range 0 to 70C Package Dimension Figure 5. 16-Pin (150 Mil) SOIC S16.15 51-85068-*B Document Number: 001-04184 Rev. *E Page 9 of 10 [+] Feedback CYV15G0101EQ Document History Page Document Title: CYV15G0101EQ Multi Rate Video Cable Equalizer Document Number: 001-04184 REV. ** *A *B *C *D *E ECN NO. 389196 394763 431556 504487 514998 1396423 ISSUE DATE SEE ECN SEE ECN SEE ECN SEE ECN SEE ECN SEE ECN ORIG. OF CHANGE BCD BCD BCD FRE FRE UKK/AESA DESCRIPTION OF CHANGE New preliminary datasheet Updated preliminary datasheet for release to the internet Changed AC and DC parameters Updated AC and DC parameters. Changed datasheet status from preliminary to final Fixed typo in diagrams on page 2 Updated AC and DC electrical characteristics and pin description of MCLADJ and CD. (c) Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 001-04184 Rev. *E Revised October 25, 2007 Page 10 of 10 PSoC DesignerTM, Programmable System-on-ChipTM, and PSoC ExpressTM are trademarks and PSoC(R) is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. HOTLink II is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback |
Price & Availability of CYV15G0101EQ07
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |